Accelerator-in-Switch: a novel cooperation framework for FPGAs and GPUs – Building a Virtual Heterogeneous Computing System –

2018.12 Hideharu Amano Keio University

This work is based on results obtained from a project commissioned by the New Energy and Industrial Technology Development Organization (NEDO) Special Thanks to T.Kudoh, R.Takano, T.Ikegami, M.Koibuchi, A.B. Ahmed, K.Hironaka, K.Musha, K.Azegami, K.Iizuka, Y.Yamauchi, M.Yamakura and other members of the project.


FPGA computing in cloud

- High Performance FPGAs are available:
 - High computational power: Intel Stratix-10
 - With a large memory: Xilinx UltraScale+ with UltraRAM
 - But they are expensive for most users to keep themselves.
- Programming environment is improved:
 - Open-CL is widespread for computational usage.
 - Vivado-HLS is popularly used for general usage.
 - \rightarrow FPGAs in cloud:

More flexible and power efficient than using GPU.

- FPGA in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack [FCCM2014]
- Microsoft Catapult [ISCA2014][HEART2017]
- FPGA Supervessel Cloud by IBM[ICFPT2016]
- Amazon EC2 F1 Instance [https://aws.amazon.com/ec2/instance-types/f1/]


Conventional FPGA-in-Cloud



High-Performance FPGAs are attached into each Host.

- The total cost becomes large.
 - High performance FPGAs are still expensive.
- The size of FPGA is limited.
 - Multiple FPGAs cannot be used together.

Our Proposal : Virtual Large FPGA



A lot of cost-efficient middle-scale FPGAs are tightly connected.

They can be treated as if they were a single FPGA in HLS description level.

Higher performance per cost than conventional FPGA in cloud.


Practically infinite resource is used. Separated into a number of virtual FPGAs and shared by the multiple users.

Flow-in-Cloud (FiC) is the first prototype.

Microsoft's Catapult V1/V2

[Putnum : ISCA-2014][Caulfield : Micro-2016]

Rank computation for Web search on Bing. Task Level Macro-Pipelining (MISD) FE: Feature Extraction FFE: Free Form Expression: Synthesis of feature values MLS: Machine Learning Scoring



FPGA: Intel Stratix V

2-Dimensional Mesh is formed (8x6) for 1 cluster.

10Gbps network is upgraded to 40Gbps network in V2

▶ Bing	× N 受信トレイ - hunga@am.ics.keio.a × 第 Intel FPGA Architecture Focuses × https://euroexa.eu	INT: EUROEXA X	Ŧ	🖻 ★ 👯 O) (3 (7	0	:
EUF			HOME	CONSORTIUM	CONTACT		^

Ŧ

- Co-design a ground-breaking platform capable of scaling peak performance to the exascale
- Use a cost-efficient, modular integration approach enabled by novel inter-die links, FPGAs to leverage data-flow acceleration for compute, networking and storage, an intelligent memory compression, a unique geographically-addressed switching interconnect an a novel, ARM-based compute unit
- Provide a homogenised software platform with advanced runtime capabilities supporting novel parallel programming




https://euroexa.eu/

て表示

Recent FPGA supercomputers (For example Riken's)

Today's talk

- Building a virtual large FPGA
 - Concept 1: Use middle-range FPGAs and common serial links
 - Concept 2: Virtualize at the level of HLS description
 - Concept 3: Couple accelerators and a switch tightly in an FPGA
 - → Accelerator-in-Switch
- Our prototype: FiC (Flow-in-Cloud)
- Next step: Building a virtual heterogeneous computing system




1. Multiple middle scale FPGAs vs. a single powerful FPGA


	Kintex Ultrascale KU085	Kintex Ultrascale KU115	Virtex Ultrascale VU440	Virtex Ultrascale+ VU9P
Logic Cell (K)	1088 (3.4)	1451(4.3)	5541(10.6)	2586(6.69)
DSP	4100(0.9)	5520(1.14)	2880(20.4)	6840(2.53)
BRAM(Mb)	56.9(65.4)	75.9(83.0)	88.6(664.6)	345.9(50.05)
Price (\$)	3720	6297	58890	17314

Price is from digikey


() is price for each unit.

- Most of price/resource of KU085 is the lowest.
- Two KU085s can provide 1.5 LCs of KU115 with almost the same price.
- Five KU085s can provide almost the same LCs of VU440 with about 1/3 price.





X \$100




X \$ 100


Cost including serial links

- KU085 has the best price per resource!
 - Logic cells: \$3.4 for 1K LC.
 - DSP: \$0.9 for a DSP.
 - BRAM: \$65.4 for 1Mb.
- Let's use a number of common serial links GTH (12.5Gbps).
 - Of course, faster serial links (32Gbps GTY, 58GbpsGTM) are available, but cost becomes high.
- Firefly cable (\$59 for 4 links) is available.
 - No drivers/receivers are needed.
 - Aurora IPs from Xilinx can be used.
- Conclusion: "Using multiple middle scale FPGAs" is a cost efficient solution.
 - Open issue
 - Cost of switches
 - Operational Speed





The handshake problem




- Valid signal can be omitted by checking the data arrival.
- Without a ready signal, the possibility of input FIFO overflow remains.

Overriding the handshake problem

- Virtual ready wire: providing a virtual wire between the receiver and the sender.
 - Direct approach but the overhead of synchronization may increase.
- Providing a required memory inside HLS module.
 - Convenient for streaming processing but the HLS programmer must take care of it.
- A pre-processor can insert delay or synchronization code according to the evaluation results from Vivado HLS.
- → All methods require fixed latency/throughput communication. Our approach: circuit switching with Static Time Division Multiplexing.


; 📖 🔍 🔍 ; જ 💷 💷 🧖 ; 🖼	1:89:11 x8x man .8	%;▶∹;▶ . ਲ਼ ∰;≣Л .	■ : °° : ♥					Sebug	Syntnesis
Explorer 🛿	<u>∲</u> – ⊡		net0904.cpp				- 0	E Outline 🛿 🗹 Directive	8
😂 lenet0904		Project: lenet0904	101000000000000000000000000000000000000	eu 'Aug 09 10.50			-	E General Information	
🖻 🗊 Includes		Solution: solution1						🗢 📰 Performance Estimates	
▼ 🗏 Source		Product kintexu						📔 Timing (ns)	
🗟 lenet0904.cpp		Target device: xcku095-ffvb21	.04-1-c					Latency (clock cycles)	
💷 Test Bench		Performance Estimates						🗢 📰 Utilization Estimates	
		□ Timing (ns)						Summary	
								🗎 Detail	
of the state of th		Summary Clock Target Estimated Un	containtu					▼	
% script.tcl		ap_clk 10.00 8.75	1.25					Summary	
▼ 🗁 impl			1.25						
Þ 🗁 ip		Latency (clock cycles)							
Verilog		Summary							
Vhdl			terval max	Tupo]	
⊽ 🗁 syn		min max min 21730880 22175328 2173088		Type					
P is report		Detail							
systemc		□ Instance							
verilog				Latency	Inte	erval			
vhdl		Instance	Module	min ma		max Type	Vivac	do HLS evaluat	es
		grp_fc2_fu_88 f	c2		793 22793				
			c1	1841501 1841	501 1841501	1841501 none	the n	umber of clock	(CYCle
				16777745 16777		16777745 none			5
			oad_wb		448 44448		in a l	00p.	
		<u></u>	conv1	3030961 3030			\rightarrow S \ldots	ch information	holpe
			bool1		841 40841 701 11701	40841 none 11701 none	∕ Su		neiha
			oad_input		194 3194		overr	ide the handsh	nake
			latten		101 2101				iuno
		grp_store_output_fu_196	store_output	24	24 24	24 none	probl	em.	
		Utilization Estimates						1	Г
		Console & @ Errors & Warnings						-	
		Console & Prors & Warr	iings					B. 🖬 🖆 🗹	"C

An example: Streaming processing




3. Integrating switch and accelerator tightly in an FPGA: Accelerators in Switch

- What is the benefit of FPGAs compared to GPUs?
 - Switching capability is much superior to that of GPUs.
 - Of course, recent GPUs provide NVLinks or other powerful interface.
 - However, they are only for expensive GPUs, and the function is limited.
 - Various type of switches can be implemented on FPGAs.
 - FPGAs are widely used for high speed switches and network interface.
- Tightly coupled switch and accelerator in an FPGA.
- Separation with Partial Reconfiguration
- \rightarrow Accelerator in Switch [FPL2017]



 Shared memory is used for exchange of data Reduction / Locally Essential Tree generation were implemented in the AiS part.

The execution time for LET generation




The number of bodies (N)

Today's talk

- Building a virtual large FPGA
 - Concept 1: Use middle-range FPGAs and common serial links
 - Concept 2: Virtualize at the level of HLS description
 - Concept 3: Couple accelerators and a switch tightly in an FPGA
 - → Accelerator-in-Switch
- Our prototype: FiC (Flow-in-Cloud)
- Next step: Building a virtual heterogeneous computing system

Flow-in-Cloud (FiC) overview




Flow-in-Cloud (FiC) SW Board

FiC Network 8x4 9.9Gbps


Here, we call each link "channel", and a bundle of 4 channels "lane".

A board has 8 lanes each of which has 4 channels







STDM (Static Time Division Multiplexing)




STDM (Static Time Division Multiplexing)





The resource usage

4 switches are provided for each channel.



How boards should be connected?

- Any type of interconnection is OK.
- However, there are two limitations:
 - 4 channels are bundled into a lane.
 - For HLS modules, the size should be less than four 9x9 switches.
- 4 channels in a lane are used independently.
 - An HLS module has four independent ports, or four HLS modules with a port are implemented at maximum.

Network with 8-degree


→ Natural solution: 4 dimensional torus

The diameter is large.


→ Alternative: Full mesh Connected Cycles (FCC) Dragonfly-like network but more economical.

4-DTorus: the case of 3x3x3x3=81boards

Suitable if local traffic is dominant. Diameter is relatively large: 8




4x24 Full mesh Connected Cycles (FCC)




Estimation of the network performance


	3x3x3x3 Torus	4x24 FCC
Number of boards	81	94
Slots (Bit complement/tornado/reversal)	1	1
Slots (All to all)	12	8
Diameter	8	5
Max Latency (All to all nsec)	5360	3550




This slide

[*] Yao Hu, Tomohiro Kudoh, Michihiro Koibuchi, "A Case of Electrical Circuit Switched Interconnection Network for Parallel Computers", The 18th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT' 17), pp. 276-283, Taipei Taiwan, December 18-20, 2017.







The current FiC system



	1		
↔ ∀ ∅	http://fic08		🗵 🗘 🔍 Search
Flow-in-Cloud Board		GUI from remote 1	terminals
FiC hostname : fic08			
PW_OK : = / DONE : = / CON	7 Nov 2018 10:14:10 GMT F : trst.bin / CONF TIME : Sat, 17 Nov 20'	File configured	
Control	ULE RESET HLS MODULE START)	
Configure You can upload FPGA *.bit file f Configuration mode: Selectmap x16 Selectma Browse C:¥fakepath	ap x16 (PR) 🌑 Selectmap x8 💽 S	Selectmap x8 (PR) Upload Burn FPGA wait 83s	Now under configuration





Fully connection layer of the Lenet

	Frequency (MH z)	Power (W)	image/sec	GOPS	GOPS/W
1 board	100	17.89	23551	120.58	6.74
4 boards	100	71.56	94226	482.34	6.74

	Frequency (MHz)	Power (W)	GOPS	GOPS/W
FiC 4boards	100	71.56	482.34	6.74
Stratex-V [1]	120	25.8	136.5	5.29
KCU060 [2]	200	25.0	172.0	6.88


Higher performance is achieved with the similar power efficiency compared with a single FPGA system.

[1] N.Suda, V.Chandra, G.Dasika, et.al "Throughput-optimized open-based FPGA Accelerator for large-scale comvolutional neural networks," FPGA2016.


[2] C.Zhang, Z.Fang, P.Zhao, P.Pan, J.Cong, "Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks," ICCCAD2017.

Today's talk

- Building a virtual large FPGA
 - Concept 1: Use middle-range FPGAs and common serial links
 - Concept 2: Virtualize at the level of HLS description
 - Concept 3: Couple accelerators and a switch tightly in an FPGA
 - → Accelerator-in-Switch
- Our prototype: FiC (Flow-in-Cloud)
- Next step: Building a virtual heterogeneous computing system



FLOW-OS is now under development by the national institute of industrial science and technology (AIST)



Conclusion

- A virtual large FPGA:
 - Scalable performance with
 - similar power/performance and
 - smaller cost/performance compared to conventional FPGA-in-clouds.
- Future direction
 - \rightarrow Accelerator bare metal cloud

Integration of FPGAs and GPUs.