



# FPGA ACCELERATED HPC AND DATA ANALYTICS

Mike Strickland, Data Center Solution Architect

Intel Programmable Solutions Group

December 2018

# NOTICES AND DISCLAIMERS

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration.

No product or component can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit <http://www.intel.com/benchmarks>.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <http://www.intel.com/benchmarks>.

Intel® Advanced Vector Extensions (Intel® AVX)\* provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at <http://www.intel.com/go/turbo>.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate. Intel, the Intel logo, and Intel Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as property of others.  
OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos

© 2018 Intel Corporation.

# AGENDA

- Intro: Scale Out and Scale Up with FPGA
- Programmer Tool Chain
  - Financial Library API Example
- Libraries & Turnkey Solutions

# MICROSOFT EXA-OP WITH FPGAS (IGNITE SEPT 2016)





The screenshot shows the Microsoft Azure Translator web interface. At the top, it displays 'Microsoft Translator V1.00.23400.11102' and 'Wikipedia (English version)'. The source is set to 'Wikipedia' and the target language is 'Spanish'. On the right, it lists 'Publisher: Wikimedia Foundation', 'Articles: >5.2 million', and 'Words: ~3.1 Billion'. Below this, a processor type dropdown is set to 'Azure FPGA Server - SV4-D5-1U'. A processor icon is shown with the following specifications: 'Type: 10 CPU cores + 4 FPGAs', 'Model: Stratix V D5-accelerator', and 'Peak Power/Unit: 240 Watts'. A horizontal bar chart shows 'Compute Capacity' on a scale from 10T to 1E, with a green bar extending to 1E. Below the chart, the following performance metrics are listed: 'Compute Capacity: 1 Exa-op', 'Estimated Time: 0.098 seconds', 'Pages Per Second: 78,120,000', and 'Pages Translated: 0'. A green 'TRANSLATE' button is visible at the bottom right.

Translate every Wikipedia English page  
to another language in the blink of an eye

[Link to video \(~ minute 55\)](#)

# MSFT SINGLE FPGA ALGORITHM, NETWORKING, & DATA ACCESS ACCELERATION



Five day query throughput and latency of ranking service queries running in production, with and without FPGAs enabled.

## Microsoft Scale Out FPGA Multi-Function Accelerator

- “Diversity of cloud workloads and ... rapid ... change” (weekly or monthly)
  - Search, SmartNIC, Machine Learning, Encrypt, Compress, Big Data Analytics,...
- Bing Search: 2X server level perf, 29% latency reduction, 10% increase in power <sup>(1)</sup>
- Networking Virtualization: 10X latency improvement, 2X perf many db and OLTP workloads <sup>(2)</sup>
- Machine Learning: Stratix 10 capable of 90 TFLOPs 8 bit floating point <sup>(3)</sup>

# WHAT FPGA DOES WELL

- Custom Processing Pipelines
- Variable Precision Arithmetic
- Heterogenous Dataflows
- Diverse Memory Hierarchy
- Multiple Workloads
- High-bandwidth data caching
- Look-aside AND In-line Acceleration
- Parallel processing

**LOW LATENCY**

**INHERENTLY PARALLEL**

**HIGH PERFORMANCE**

**VARIABLE PRECISION**

**REPROGRAMMABLE**

**ENERGY EFFICIENT**

# Applications Acceleration Overview

## Framework or API's with OpenCL underneath option

### INTEL® OPENVINO™

- With FPGA acceleration option


### DATA ANALYTICS

- Open Relational D/B
  - Data Warehouse, Real Time
- Cassandra NoSQL, ElasticSearch
- Hadoop/Spark

### HPC: PROGRAMMER API

- Genomics, Financial
- Government pattern matching
- Video transcode
- Emerging: oil & gas

### Different Data Store Approaches



Intel Confidential for NDA Use Only




# Infrastructure Acceleration Overview

## NETWORKING & DATA ACCESS

- In-line advantage over look-aside
- Compression, Encryption, Dedupe
- Virtualization or complete network stack
- Torus & inline acceleration

## NVME OVER ROCE WITH ACCELERATORS

- Attala cpu offload & inline acceleration





# SCALE OUT: NOVO-G 3D TORUS

## Developed and deployed at CHREC

- Most powerful reconfigurable computer in research community (2009-present)
  - 448 (soon 512) high-end Altera FPGAs with 3.5TB (soon 4.5TB) of FPGA-attached SDRAM
- 2012 Alexander Schwarzkopf Prize for Technology Innovation @ NSF

## App acceleration


- Computer vision, finance, bioinformatics, molecular dynamics, crypto, et al.

## Hardware emulation

- Behavioral emulation of future apps and systems, up to Exascale

## 2015 - 2016

- 64 Altera Stratix-V D8 FPGAs
  - On Gidel ProcE-V PCIe boards
  - Additional 64 in development
- 3D torus interconnect (4x4x4)
  - 6 links per Stratix-V (40 Gb/s per link)



- 2009: 96 Altera Stratix-III E260 FPGAs, each with 4.25GB SDRAM, on Gidel ProcStar-III cards
- 2010: 96 Altera Stratix-III E260 FPGAs, each with 4.25GB SDRAM, on Gidel ProcStar-III cards
- 2011: 96 Altera Stratix-IV E530 FPGAs, each with 8.50GB SDRAM, on Gidel ProcStar-IV cards
- 2012: 96 Altera Stratix-IV E530 FPGAs, each with 8.50GB SDRAM, on Gidel ProcStar-IV cards
- 2014: 32 Altera Stratix-V D8 FPGAs, each with 16GB SDRAM and 3D torus i/f, on Gidel ProcE-V card
- 2015: 32 Altera Stratix-V D8 FPGAs, each with 16GB SDRAM and 3D torus i/f, on Gidel ProcE-V card



Made possible by support from UF, Altera, Gidel, NSF, and DOE

# 520N

## PCIe FPGA Board

### Intel Stratix 10 FPGA

- GX2800 F1760 NF43
- -1 or -2 SerDes and FPGA speed grades

### PCIe ¾ Length, Dual Width

- Gen3 x16, standard height, ¾ length

### Four 100G QSFPs

- Range of line rates include 4x 40/100G or 16x 10/25G


### 4x DDR4 Banks

- 2400MT/s, up to 32GB total

### OpenCL HPC BSP



# SCALE OUT: STRATIX 10 2D TORUS





# SCALE OUT: 3D-TORUS ROADMAP CONCEPT



## 520N

High performance compute node with optical IO for creation of directly-coupled, dense FPGA clusters



OpenCL





- (4) QSFP28 Cages supporting 1G → 100G line rates
  - Upgrade to (6) 100G network ports using **QSFP-DD**
  - Enables 3D-Torus network connectivity



**QSFP-DD**

# INTEL® EMBEDDED MULTI-DIE INTERCONNECT BRIDGE (EMIB) TECHNOLOGY

Intel® Stratix® 10 FPGAs and SoCs with Intel EMIB




# SCALE UP: STRATIX® 10 MX

## Development Kit Contents

- Development board
  - Stratix® 10 MX FPGA, 2.1M LE, 8GB HBM2
- 2x QSFP28 cages
- 2GB DDR4 onboard
- Hi-Lo and DIMM Connectors for DDR4
- PCIe Gen3x16
  - Endpoint via edge connector
  - Rootport via slot

- Intel.com page: [\(link\)](#)



# SCALE UP: FALCON MESA NEXT GENERATION 10 NM FPGAS

## CONTINUING PRODUCT LEADERSHIP

- Built on Intel Custom Foundry 10 nm platform
- 2<sup>nd</sup> Generation Intel® HyperFlex™ Architecture
- 2<sup>nd</sup> Generation EMIB-based heterogenous SiP
- Next Generation HBM Support
- Up to 112 Gbps Transceiver Rates
- PCI-Express Gen4 x16 Support

The logo for Falcon Mesa is a light gray square with a subtle gradient and a thin white border. The words "Falcon" and "Mesa" are stacked vertically in a white, sans-serif font. The square is centered within a circular burst of light rays that radiate outwards, creating a sense of energy and focus.


**Falcon  
Mesa**

*10nm FPGAs Built on  
World's Most Advanced FinFET Process*

## Delivering Industry Leading Performance and Power

# PROGRAMMER TOOL CHAIN

# REMOVING THE BARRIERS OF ADOPTION





# COMMON HETEROGENOUS PROGRAMMING ENVIRONMENT

Common environment for heterogenous programming

- Plugin to Intel® System Studio and Intel Parallel Studio
- CPU, GPU, FPGA, ...

Easy path to FPGA

- Already familiar environment
- Intel® Developer Zone



# OPENCL™ “PROGRAMMER FRIENDLY” ACCELERATION

## Software Programmers

Need Logic and Data Management


- By writing lines of code

## OpenCL™ Compiler Benefits


- Ease of use
- Scalable
- Heterogeneous
- Leverage existing libraries
- Vendor choice w/open standards
- Foundation for HLS & SPIR

## Channels/Pipe Extension

- Kernel → Kernel
- External IO → Kernel
- Mix ‘n Match HDL & Kernels




# LEVERAGING SOFTWARE DEVELOPMENT ENVIRONMENT



# API CALL + OPENCL OPTION

## FinLib Example

- High level C++ APIs
- OpenCL implementation
- “Quants” can use high level APIs
- Similar approach used for PairHMM




# FPGA IN COMPUTING MAINSTREAM

# INGREDIENTS NEEDED TO MAKE FPGA IN COMPUTING “MAINSTREAM”




Ecosystem Partners & Integrators

OEM Qualification



# ACCELERATION STACK INGREDIENTS: OVERVIEW



# OPEN PROGRAMMABLE ACCELERATION ENGINE (OPAE) TECHNOLOGY

Simplified FPGA Programming Model for Application Developers

## Consistent API across product generations and platforms

- Abstraction for hardware-specific FPGA resource details

## Designed for minimal software overhead and latency

- Lightweight user-space library (*libfpga*)

## Open ecosystem for industry and developer community


- License: FPGA API (BSD), FPGA driver (GPLv2)

## FPGA driver being upstreamed into Linux\* kernel

## Supports both virtual machines and bare metal platforms

## Faster development and debugging of Accelerator Functions with the included AFU Simulation Environment (ASE)\*\*


## Includes guides, command-line utilities and sample code



Start developing for Intel® FPGAs with OPAE today: <http://github.com/OPAE>



# INTEL® PROGRAMMABLE ACCELERATION CARD WITH INTEL® ARRIA® 10 GX FPGA (AKA "RUSH CREEK")



## Board Management Controller

- Voltage, current, temperature monitoring
- Power sequencing and reset
- Platform Level Data Model (PLDM)

## Power

- 70W TDP, 45W FPGA
- 650 LFM at T1a 55°C – Passively Cooled

## Arria® 10 GX FPGA [10AX115N2F40E2LG]

- High-perf, multi-gigabit SerDes transceivers up to 15 Gbps
- 1150K logic elements available (-2L speed grade)
- 53 Mb of embedded memory

## On-board Memory

- 8 Gbytes DDR4 Memory Banks with ECC (2 banks), 2400 Mbps
- 1Gb Mbit (128 MB) Flash

## Interfaces & Dimensions

- PCIe x8 Gen3 electrical, x16 mechanical \*
- USB 2.0 interface for debug and prog FPGA and Flash
- 1x QSFP with 4x 10GbE or 40GbE support
- ½ Length, ½ Height, 1RU

## Software

- Acceleration Stack for Intel® Xeon® CPU with FPGAs
- FPGA Interface Manager Installed

Specifications preliminary and are subject to change

# INTEL® PROGRAMMABLE ACCELERATION CARD WITH INTEL® STRATIX® 10 FPGA GX (AKA “DARBY CREEK”<sup>2</sup>)

## Versatile Workload Acceleration

- Customizable Hardware Architecture using Intel® Stratix® 10 FPGA GX

## High Performance with Intel® Stratix® 10 FPGA GX

- 2.8M logic elements available with 229Mb of embedded memory
- 32GB DDR4 Memory with ECC (4 banks), 2400 Mbps

## High Data Ingestion and Lower Latency

- PCIe\* x16 v3 with SRIOV support
- 2x QSFP with 100GbE support

## PCIe\* Form Factor Compliant

- Dual slot, three-fourths length, full height
- 225W TDP – Passively Cooled
- Intel Max® 10 based Board Management Controller
  - Configuration, telemetry, and remote update

<sup>1</sup> Rush Creek: 1.1M LE A10, PCIe Gen 3 x8, 8G DDR3, 40GbE

<sup>2</sup> Darby Creek: 2.8M LE S10, PCIe Gen 3 x16, 32G DDR4, 100GbE

1H19




Darby Creek offers <sup>1,2</sup>:

- ❖ 2.5X more logic elements
- ❖ 2X higher PCIe bandwidth
- ❖ 4X more system memory density
- ❖ 2.5X faster network interface

# FINANCIAL LIBRARY API EXAMPLE

# PDE SOLVER – DOUBLE NO-TOUCH (DNT) OPTION PRICING ENGINE

How much should the bank charge the Investor as **Option Price**?




# CREATING A PDE SOLVER IN FPGA

FPGA used to provide a solver for a particularly computationally challenging workload

- **Intent:** Improve time to results
  - More results (Present Value of Options (PVs)) in a given amount of time or compute resource
- **Starting point:** C-model implementation of PDE Solver created (880 lines of C code)
- **End point:** Optimised OpenCL™ implementation (920 lines of OpenCL)

Task	Dev. Time	Result
Convert C model to OpenCL	2 weeks	142 PV/s**
Optimise pipeline	1 week	174 PV/s**
New C Code + Open CL optimisations	2 weeks	387 PV/s**
Scale infrastructure (4 x FPGA Cards)	1 week	1511 PV/s**


## Throughput Averaged Over 50 Consecutive Batches (1940 PDEs/batch)



***Throughput scales linearly to the number of FPGAs***


# **INTEL LIBRARIES & TURNKEY EXAMPLES**

# INTEL AI FOR COMPUTE





# WHY FPGAS WIN IN DEEP LEARNING




# PUBLIC INTEL FPGA MACHINE LEARNING SUCCESS



**Microsoft:** Microsoft has revealed that Intel FPGAs have been installed across every Azure cloud server, creating what Microsoft is calling the world's first AI supercomputer.



**NEC:** To create the NeoFace Accelerator, the engine software IP was integrated into an Intel Arria 10 FPGA, which operate in Xeon processor-based servers.



**JD.COM:** Arria® 10 FPGA can achieves significant improvement in the performance of LSTM accelerator card compared to GPU.



**Inspur/iFlytech:** Server vendor Inspur Group and Intel launched a speech recognition acceleration solution based on Intel's Arria® 10 FPGAs and DNN algorithm from iFLYTEK.


# EVOLVING DEEP LEARNING REQUIREMENTS

2017

GoogLeNet



Convolutional Neural Network (CNN)



Floating Point

FP32




2018

ResNet-50



Recurrent Neural Network (RNN)



Floating Point


FP16

FP11


FP9

BFLOAT

# INTEL® FPGA DEEP LEARNING ACCELERATION SUITE



- Supports common software frameworks (Caffe, TensorFlow)
- Intel DL software stack provides network optimizations
- Intel FPGA Deep Learning Acceleration Suite provides turn-key or customized CNN acceleration for common networks




\* Encrypted DLA source code license required, sold separately

# CPU + FPGA ACCELERATE AI INFERENCE

## COMPARISON OF FRAMES PER SECOND (FPS)

19.9x<sup>1</sup>




## GET AN EVEN BIGGER PERFORMANCE BOOST WITH INTEL® FPGA

<sup>1</sup>Depending on workload, quality/resolution for FP16 may be marginally impacted. A performance/quality tradeoff from FP32 to FP16 can affect accuracy; customers are encouraged to experiment to find what works best for their situation. Performance results are based on testing as of June 13, 2018 and may not reflect all publicly available security updates. See configuration disclosure for details. No product can be absolutely secure. For more complete information about performance and benchmark results, visit [www.intel.com/benchmarks](http://www.intel.com/benchmarks). Configuration: Testing by Intel as of June 13, 2018. Intel® Core™ i7-6700K CPU @ 2.90GHz fixed, GPU GT2 @ 1.00GHz fixed Internal ONLY testing, Test v3.15.21 – Ubuntu\* 16.04, OpenVINO 2018 RC4, Intel® Arria® 10 FPGA 1150GX. Tests were based on various parameters such as model used (these are public), batch size, and other factors. Different models can be accelerated with different Intel hardware solutions, yet use the same Intel software tools.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

# AI FUTUREPROOFING WITH BFLOAT16 SUPPORT



# FINLIB IS IN INTEL® QUARTUS® 17.0!

- Option pricing
  - European, American, Equities, Average rate, Spread normal, Spread lognormal
- Statistical functions
  - Norm\_std(), norm\_cdf(), norm\_icdf()....
- Working Demo accessible from the Intel labs

## Option Model and Statistical Library Technical Specifications

Numerical Libraries Group, Intel-PSG

March 20, 2017

### Contents

<b>1</b>	<b>Financial Library Functions</b>	<b>2</b>
1.1	Valuation of a European exercise option on a single, non-dividend paying underlying . . . . .	2
1.2	Valuation and risk parameters for European exercise option on a single, non-dividend paying underly . . . . .	2
1.3	Valuation of a generalised European exercise Black-Scholes-Merton options model on a dividend paying underlying . . . . .	3
1.4	Valuation of European exercise option on the arithmetic average of a single underlying asset . . . . .	4
1.5	Simple Cox-Ross-Rubinstein binomial tree model for American exercise options . . . . .	5
1.6	Simple Cox-Ross-Rubinstein binomial tree model for American exercise options on futures underlier . . . . .	6
1.7	FFT Option Pricing . . . . .	6
1.8	Bjerk Sund and Stensland 2002 closed-form American option pricing . . . . .	8
1.9	Bachelier - modified formula . . . . .	9
1.10	Garman and Kohlhagen (1983) Currency options . . . . .	9
1.11	Curran's (1994) semi-closed form model for pricing average rate options . . . . .	10
1.12	Kirk's (1985) semi-closed form model for pricing options on the spread between two asset prices . . . . .	11
1.13	To find a value for FwdPrice given an option premium . . . . .	12
<b>2</b>	<b>Statistical Library Functions</b>	<b>12</b>
2.1	Binomial probability . . . . .	12
2.2	Binomial density . . . . .	13
2.3	Cumulative binomial . . . . .	13
2.4	Binomial coefficient . . . . .	13
2.5	Cumulative normal distribution . . . . .	13
2.6	Cumulative normal distribution - high precision . . . . .	13
2.7	Cumulative normal distribution . . . . .	13
2.8	Inverse standard normal distribution . . . . .	13
2.9	Uniform distribution . . . . .	13
2.10	Normal distribution . . . . .	13

In 17.0 release


# GENOMICS – GATK ACCELERATION

## FPGA Acceleration in GATK

- Targets PairHMM full integration

## Latest Intel Benchmark

Configuration	PairHMM	CPU Cores Used	Peak Perf (GCUPS)	Average Perf (GCUPS)
2 Socket Intel® Xeon® Processor E5 v4 (Note 7)	AVX	1	0.699	0.676
2 Socket Intel® Xeon® Processor E5 v4 (Note 7)	AVX	44	22.0	21.2
2 Socket Intel® Xeon® Processor E5 v4 + Intel® Arria® 10 FPGA (Note 7)	OpenCL	1	44.1	32.4






# **PARTNER LIBRARIES & TURNKEY EXAMPLES**

# FALCON ACCELERATED GENOMICS PIPELINE


Adaptive cross-hardware platform to provide a path to efficient & cost-effective genome analysis

> 10X Speed-up on GATK4 & GATK3.x



Lower is Better

Performance Comparison for GATK WGS from Alignment to Variant Calling



Falcon Accelerated Genomics Pipelines

- ❑ End-to-end solution with performance optimization
- ❑ Accelerates GATK best practices; **No proprietary pipelines**
- ❑ Supports multiple GATK versions (3.8 & 4.0)
- ❑ Both germline and somatic best practices

Available on public & private clouds or on-premise




ON-PREM

“Falcon solution is so fast! What had taken me over a week to do on my computer cluster, I was able to do with the Falcon-accelerated Genomics pipeline in a few hours”

Amy Cummings, MD, UCLA Medicine

# FPGAS OFFER UNIQUE VALUE FOR ANALYTICS/STREAMING

## Single Multi-function Accelerator



Offloads algorithm, networking,  
and data access processing

## Moderate Acceleration is common


- PCIe lookaside acceleration (two data copies)

## Significant Acceleration requires FPGA

- Multifunction and inline w/single FPGA
- Relational: 2.3X TPC-H w/Swarm64<sup>4</sup>
  - PostgreSQL, MariaDB, MySQL, ...
- NoSQL: 4X Cassandra<sup>5</sup> w/rENIAC (80/20 R/W)
- Hadoop/Spark: 3X+ data streaming<sup>6</sup> w/Bigstream, Megh

# DIFFERENT DATA STORE APPROACHES

## Structured Data/ Relational



## Semi-structured Data/NoSQL

cassandra



Key	Value
K1	AAA, BBB, CCC
K2	AAA, BBB
K3	AAA, DDD
K4	AAA, 2, 01/01/2015
K5	3, ZZZ, 5623

## Unstructured Data



Partners



ENIAC





# SWARM64 RELATIONAL DATABASE ACCELERATION



TWO WORKLOADS: TRADITIONAL DATA WAREHOUSING, REAL TIME DATA ANALYTICS

Database accelerate with a plugin



## Acceleration Overview

- 20X+ single table inserts/s for real time data analytics
  - With modest tuning, 15M PostgreSQL INSERT/s
- 2.3X\* TPC-H data warehousing on Arria 10
  - 3X+ TPC-H for many CSP hosting configs
- 3X+ storage compression
  - Data & tables managed by Swarm64

Note: this is SQL to relational d/b, not SQL to semi/unstructured data.

Note \*: TPC-H SF1000, Dual Intel® Xeon® Gold 6130, 2.10 GHz, (12) 32GB DDR4-2166, (4) 960GB SSD RAID0 HPE MK000960GWJPP

Source: Swarm64

# NOSQL: SYSTEM & IO ACCELERATION OPPORTUNITY

SOURCE: RENIAAC CEO

- Connection Management
- Compression/Encryption
- Book Keeping
- Data Encode/Decode

System & IO:  
**75%**




Business Logic:  
**25%**

# RENIAC DISTRIBUTED DATA ENGINE/SWITCH (RDS)

4X+ CASSANDRA (80% R/20% W), POCS OF 2X, GOING TO 4X BY FEB

## Overview

- No customer application change
- Plug-in card with 10GbE
  - Proxy tier or on database server
- Distributed cache, proxy for reads and writes
- Predictable latency for SLAs
- Roadmap for storage compaction




## Significant Acceleration

- ✓ Networking/CQL acceleration
- ✓ Data access acceleration
- ✓ Compression
- ✓ Hashing

# SPARK\*: SEVERAL ACCELERATION AREAS



BigDL: Implemented as a Standalone Library on Apache Spark\*



- Ingest/Apache Kafka\*: Extract, transform, load and filtering (BigStream, Megh)
- SQL over Apache Spark (BigStream)
- BigDL: Deep learning acceleration (Megh)
- Machine learning MLlib: e.g. ALS (Megh)
- Hadoop/Spark: Shuffle phase (A3Cube)




# BIGSTREAM HYPER-ACCELERATION

## DATASTREAMING POCS NOW




- Frictionless acceleration: Arria 10 and Stratix 10
  - Zero code changes
  - Cross platform: Spark, Kafka, TensorFlow
  - Cloud or on-prem
- Intelligent and adaptive
  - Automatic profiling and partitioning of computation
    - Between CPU and FPGA
  - Overlay dataflow execution on FPGA
- Kafka consumer speedup up to 13X
- Spark SQL TPC-DS results
  - 4X average speedup for 26 of the queries with Arria 10
- Industry targets: FinServ/FinTech, AdTech, Healthcare
- Use cases: Spark SQL analytics, ingest/ETL, EDW



<https://bigstream.co/wp-content/uploads/2017/03/Bigstream-whitepaper-v1.4.pdf>


<http://bigstream.co/resources/video-strata>

# REAL TIME ANALYTICS STACK OPTIMIZED FOR HETEROGENEOUS CPU+FPGA PLATFORM



CPU+FPGA platform for **1** in-line processing of streaming analytics and **2** off-load processing of ML and DL to deliver >5x performance efficiency and provide actionable operational insights.


# INTEL APACHE YARN SUBMISSION: [HTTPS://ISSUES.APACHE.ORG/JIRA/BROWSE/YARN-5983](https://issues.apache.org/jira/browse/YARN-5983)



# SUMMARY

# SUMMARY

- FPGAs are ready for scale out and scale up
- Intel<sup>®</sup> Acceleration Stack: driver, FPGA Interfaces, virtualization, security, etc.
- Variety of Interfaces: OpenCL<sup>™</sup>, library call, framework level
- AI, Genomics, and Financial acceleration options
- Data Analytics acceleration with no change to application required
  - Relational DB, NoSQL, SPARK\* shuffle phase, Kafka\* streaming, BigDL (deep learning)
- FPGA advantage of multiple concurrent functions and inline acceleration



# FOOTNOTES

- (1): A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services, sec 2.3  
<https://www.microsoft.com/en-us/research/publication/a-reconfigurable-fabric-for-accelerating-large-scale-datacenter-services/>
- (2): Microsoft's Production Configurable Cloud (Mark Russinovich) (Slide 26)  
<https://www.slideshare.net/ChrisGenazzio/microsofts-configurable-cloud>
- (3): Accelerating Persistent Neural Networks at Datacenter Scale  
[https://www.hotchips.org/wp-content/uploads/hc\\_archives/hc29/HC29.22-Tuesday-Pub/HC29.22.60-NeuralNet1-Pub/HC29.22.622-Brainwave-Datacenter-Chung-Microsoft-2017\\_08\\_11\\_2017.pdf](https://www.hotchips.org/wp-content/uploads/hc_archives/hc29/HC29.22-Tuesday-Pub/HC29.22.60-NeuralNet1-Pub/HC29.22.622-Brainwave-Datacenter-Chung-Microsoft-2017_08_11_2017.pdf)
- (4) TPC-H SF1000, Dual Intel® Xeon® Gold 6130, 2.10 GHz, (12) 32GB DDR4-2166, (4) 960GB SSD RAID0 HPE MK000960GWJPP, CentOS 7.4.1708, Kernel 3.10.0-693.21.1.e17.x86\_64, Docker 18.03.0.ce, Swarm64 DB 1.4.1-PREVIEW, PostgreSQL 10.3
- (5) Cassandra Stress Test (80% R/20% W)
  - "Dual Xeon E52670, 2.6 Ghz, 32 cores total, 64GB ram, 1 TB NVMe, Centos 7.4"
- (6) <https://bigstream.co/wp-content/uploads/2017/03/Bigstream-whitepaper-v1.4.pdf>

## (7) CONFIGURATION DETAILS FOR 'PAIRHMM COMPARISON - XEON/FPGA

<sup>1</sup>Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit [www.intel.com/benchmarks](http://www.intel.com/benchmarks).

### **INTEL**

<b>CPU</b>	Intel® Xeon CPU E5-2699, v4, 2.20 GHz	
<b>FPGA</b>	Intel Arria® 10 GX, 10AX115S2F45I1SG2	
	ALM	427,200
	Memory	53.0 Mb
	DSP Blocks	1,518
<b>Systolic Array</b>	208 Processing Elements (PEs)	
<b>FPGA Resource Usage</b>	Logic	55%
	Memory	50%
	DSP Blocks	99%
<b>Frequency</b>	230 MHz	
<b>Input Data</b>	Chromosome 21 from 30x WGS NA12878	



## (8) \*\*SYSTEM CONFIGURATION FOR PERFORMANCE TESTING

### Server configuration:

Dell PowerEdge R740  
2 x Intel® Xeon® Gold 6132 @ 2.6 GHz  
192GB (12 x 16GB) RDIMM, 2666MT/s, Dual Rank

### Operating System:

Red Hat Enterprise Linux: Release 7.5 with Linux kernel 3.10.0-862.el7.x86\_64

### FPGA:

Intel Programmable Acceleration Card with Intel Arria® 10 GX FPGA, Acceleration Stack version 1.0

Test performed during August 2018.

OpenCL code was developed within Intel® Programmable Solutions Group.

Functional correctness was verified by comparison with single-precision floating point results from CPU, using the “==” operator in C/C++

Tests were performed with pre-production, proof-of-concept code.

Not all capabilities are part of shipping products.